

A Product of the Cooperative Engineering Program

SAE J1938 OCT88

Design/Process Checklist for Vehicle Electronic Systems

SAE Information Report Issued October 1988

SAEMORAN. COM. Circk to view the

SAEMORM.COM. Click to view the full Path of 1938 1988 to SAEMORM.COM.

No part of this publication may be reproduced in any form, in an electronic retrieval system or otherwise, without the prior written permission of the publisher.



HIGHWAY VEHICLE REPORT

SAE J1938

Issued October 1988

DESIGN/PROCESS CHECKLIST FOR VEHICLE ELECTRONIC SYSTEMS

	TABLE OF CONTENTS	
		PAGE NO.
1.	INTRODUCTION	. 2
2.	PURPOSE	2
3.	SCOPE	2
4.	FORMAT	2
5. 5.1 5.2 5.3 5.4 5.5 5.6 5.7 5.8 5.9 5.10	DESIGN CHECKLIST Component Selection/Application Thermal Considerations (Components/Assemblies) Vibration/Shock Considerations (Components/Assemblies) Humidity/Splash/Dust Considerations (Components/Assemblies) Burn In (Components/Assemblies) Electromagnetic Compatibility (EMC) Circuit Design Guidelines Software Diagnostics Miscellaneous Design Guidelines	2 2 4 6 7 7 7 9 13 14
6. 6.1.1 6.1.2 6.2 6.2.1 6.2.2 6.3 6.3.1 6.3.2 6.4	PROCESS CHECKLIST Through Hole Technology General Design Guidelines Process Steps Thick Film Hybrid Technology General Design Guidelines Process Steps Surface Mount Device Technology General Design Guidelines Process Steps Miscellaneous Process Guidelines REFERENCES	16 16 16 17 17 17 18 19 19 19

SAE Technical Board Rules provide that: "This report is published by SAE to advance the state of technical and engineering sciences. The use of this report is entirely voluntary, and its applicability and suitability for any particular use, including any patent infringement arising therefrom, is the sole responsibility of the user."

SAE reviews each technical report at least every five years at which time it may be reaffirmed, revised, or cancelled. SAE invites your written comments and suggestions.

Copyright 1988 Society of Automotive Engineers, Inc. All rights reserved.

Printed in U.S.A.

J1938

SAE

Page 2

1. INTRODUCTION:

To obtain a high degree of quality and reliability, a wide variety of subjects need to be addressed when designing a vehicle electronic system. No single designer can be expected to have the experience necessary to consider all aspects of a design. Such experience is often spread throughout an organization and not concentrated on any one project.

2. PURPOSE:

The main purpose of this checklist is to provide a systematic approach to insuring that all aspects of an electronic systems design are addressed. Such a list would be useful for design reviews, "fresh eyes" reviews and for education/training.

3. SCOPE:

The following subjects reflect the automotive environment and are based on good engineering practices and past ("lessons learned") experiences. Since it is impossible to be all inclusive and cover every aspect of quality and reliability, this document should be used as a guide for preparation of a checklist that reflects the accumulated "lessons learned" at a particular company.

4. FORMAT:

To keep in a form that will be readily used, each subject will be addressed in an abbreviated format using short, direct, to-the-point phrases. It is not the intent of this document to give a lot of detail, only to point out those subjects that need to be investigated and acted upon.

5. DESIGN CHECKLIST:

5.1 <u>Component Selection/Application</u>: One of the first major concerns for a reliable design is part selection and application. Efforts to use best-in-class suppliers cannot be overemphasized. Much of the input for this topic will come from the corporate electronic components department.

References: 11, 12, 18, 19, 20, 21, 22, data bases of Reliability Analysis Center of IIT Research Institute.

- Resistors: types, tolerances, packages, reliability concerns, failure modes (for example, opens most common), power/temperature derating.
- Capacitors: types, tolerances, packages, reliability concerns, failure modes (for example, shorts, value change most common), power/temperature derating.
- ___ Transistors/Diodes: types, packages, reliability concerns, failure modes, voltage/current/temperature derating.

SAE J*1938 88 **3**57340 0040696 5 Page 3 5.1 (Continued): I.C.'s: types, packages, reliability concerns, failure modes. voltage/current/temperature derating. I.C. Sockets: types, reliability concerns, failure modes. Connectors/Interconnects: Types, reliability concerns, failure modes. Between PCB's (for example, individual wires, flat cable, flex cable). Pin/socket connector to wiring harness. Blade/socket connector to wiring harness. Stress relief. "Dry" circuits - low voltage, film buildup. Printed Circuit Boards (PCB's): Reliability concerns, failure modes. Opens, shorts, warpage Edge connector (if applicable) to wiring harness - reliability subject to many parameters, for example, plating uniformity, tolerances. Material selection. Copper thickness (1, 2, and 3 oz). Tolerances.

Thermal considerations (that is, matching of thermal expansions).

J1938

- Manufacturability criteria (see section 6).
- EMC criteria (see 5.7.7).

Thick film substrates:

- Reliability concerns, failure modes.
- Material selection.
- Tolerances.

Page 4 J1938 5.1 (Continued): Thermal considerations (that is, matching of thermal expansions). Manufacturability criteria (see section 6). EMC criteria (see 5.7.7). Potting, conformal coating: where used, types, limitations. Identification of critical reliability components: for example, power transistors, power zeners, etc. Special requirements for these critical components: derating, screening, handling, failure mode response. Components to avoid: for example, variable resistors if fixed can be used, hand inserted parts if auto insertion viable. Part availability. Part specifications: for example, MICSTD-883, MIL-STD-202. Testing sample size: statistical significance, attribute or variable data. cost/time/test facility limitations. Electrostatic Discharge: most sensitive components, precautions, handling. Vendor quality/reliability control program. Acceptable Quality Level (AQL), in parts/million (ppm), required: how verified. Process flow/control plans. Process change procedures. Closed loop failure analysis, corrective action plan. Degree of component Statistical Process Control (SPC) used: where used, adherence, effect on AQL.

5.2 <u>Thermal Considerations (Components/Assemblies)</u>: Temperature has a major effect on reliability. In fact, as the temperature of a system rises, thermal failures almost completely overweigh failures from other causes.

References, 3, 11, 12, 13, 14, 15, 16, 17, 22.

SAE J1938 Page 5 5.2 (Continued): Conduct thermal survey of environment (under hood, passenger compartment, etc.): start temperature (heat, cold soak), warm up time, operational temperature (range, rate of temperature change, frequency of change), number of cycles, cooling effects. Assembly (module) temperature environment vs. reliability: field experiences. Component (resistor, capacitor, transistor, diode, etc) thermal analysis: worst case analysis (electrical loading, environment), heat sinking, derating (safety margins). Assembly (module) thermal analysis: worst case analysis (electrical loading, environment), heat sinking, derating (safety margins). Thermal analysis using thermal resistance values is best case: does not consider non linearity (hot spots), interface bonds <100% of area. Thermal testing evaluation: for example thermocouple critical areas in module and test under worst case electrical loading and environment in temperature chamber. Vehicle evaluation shall also be done (temperature chamber, wind tunnel@etc). Different expansion coefficient stresses: potting, conformal coating, Surface Mount Devices (SMD's , Leadless Chip Carriers (LCC's), PCB interfaces, etc. Rules for mounting components. Rules for mounting assemblies (modules). Thermal shock (splash, cold start): typical failure modes. Identification of critical components and special requirements. Thermal stress test for design verification: tailored to find defects in new design, should be failure oriented (overstressed). Temperature cycling profile: extremes, number of cycles, rate of change, when powered, parameters monitored. Thermal stress test for qualification: mission life oriented. Temperature cycling profile: extremes, number of cycles, rate of change, when powered, parameters monitored. Thermal stress test for production acceptance: should include Environmental Stress Screening (ESS) tailored to reduce infant mortality and precipitate process problems. Temperature cycling

profile: extremes, number of cycles, rate of change when powered,

parameters monitored.

J193	8					SAE _®	Page 6	
5.2	(Con	tinued):				•	•	
			thermal stres , humidity, v				thermal,	
-	-		ample size: t/time/test f			nce, attribu	te or variable	
5.3	<u>Vibr</u>	ation/Shoc	k Considerati	ons (Compo	onents/Assemb	olies):		
	Refe	rences: 3	, 11, 13, 14,	16, 17, 2	.2.			
	<u> </u>	compartme handling,	ibration/shoc nt, etc.): c rail shock), /Power Spectr	onditions type (sin	(bumps/pothone, random, o	oles, road V complex), fr	od, passenger ibration, equency range,	
			on components ailure modes.	, bonds, m	юunting brac	ckets, etc.:	concerns,	
			mounting com technique.	ponents:	for example,	, part size/ı	mass vs.	
		Module mo example,	unting techni resonances).	ques: con	sider mounti	ing bracket	effects (for	
		Resonance	s: conduct r	e sonant se	arch, failum	re modes, so	lutions.	
	•	new desig	test for des n, should be omplex), freq to detect in	failure or uency rang	riented (over ge, amplitude	rstressed).	nd defects in Type (sine, duration,	
	***************************************	random, c	test for qua omplex), freq to detect in	uency rang	ge, amplitude		d. Type (sine, duration,	
		Stress Sc precipita	reening (ESS) te process pr	tailored oblems. T	to reduce in Type (sine, n	nfant mortal random, comp	de Environmenta ity and lex), frequency ct intermittent	
		Shock tes	t for design e: similar t	verificati o vibratio	on, qualific on above.	cation and p	roduction	
		Conduct v separatel	ibration/shoc y).	k testing	before clima	atic testing	(if done	
	4	Vibration realistic	/shock combin	ed with te	emperature cy	ycling, humid	dity more	
		Testing s data. cos	ample size: t/time/test f	statistica acility li	al significar mitations.	nce, attribu	te or variable	

Page	7		J1938
5.4	<u>Humid</u>	ity/Splash/Dust Considerations (Components/Assemblies	<u>:)</u> :
	Refere	ences: 3, 11, 13, 14, 22.	÷
	(Component/Assembly sealing: gasketing, potting, etc.	
	(Connector integrity: type of connector (open, sealed	, greased, etc).
	'	Failure modes: shunt resistance, series impedance.	
	· -	Test procedure for design verification: similar to 5	5.2, 5.3.
		Test procedure for qualification: similar to 5.2, 5.	300
	1	Test procedure for production acceptance: similar to	5.2, 5.3.
		More realistic if combined with temperature cycling,	vibration.
		Testing sample size: statistical significance, attri data, cost/time/test facility limitations	bute or variable
5.5	Burn 1	In:	
	[Determine need, component vs. assembly or both: fielexperiences, cost analysis.	d correlation,
	ľ	Component burn-in: which ones, more stress than asserework. If ppm failure rates low, burn-in may make weed.	mbly, minimizes orse (handling,
	#	Assembly burn-in: thermal mass test considerations.	
	n	Test conditions: elevated temperature and voltage acmodes (different times for different failure modes).	celerates failure Static, dynamic
	[Determine optimum burn-in empirically: time vs. temp failure rates.	erature/voltage
	0	Combined powered thermal cycle and burn-in.	
	T	Testing sample size: statistical significance, attri data, cost/time/test facility limitations.	bute or variable
5.6	<u>Electr</u>	comagnetic Compatibility (EMC):	
	Refere	ences: 1, 2, 4, 5, 6, 7, 8, 9, 10, 22, 23, 24.	

SAE. J1938 Page 8 Component Level: 5.6.1 Radiated Susceptibility: Moderate Radio Frequencies (RF) fields (50 volts/meter): represents nearby transmitters, low power on-board transmitters. High RF fields (100 volts/meter): represents high power (100 watt) on-board transmitters. Test procedures: SAE J1113, SAE J1448, and SAE J1547. Radiated Emissions: On board entertainment/communications antennas and radio sensitivities determine specification limit. ? Test procedures: MIL-STD-461. Conducted Susceptibility: Supply Voltage: Normally 10 to 16 V. Reverse battery. Overvoltage: failed regulator (17 V), double voltage jump start. Cold start; 5 to 6 V. Ignition switch rotation: voltage dropouts. Vehicle electrical system noise (for example, load dump, switch arcing inductive transients). Test procedure: SAE J1113. Conducted Emissions: Test procedure: VDE 0879, part 3. Electrostatic Discharge (ESD):

Test procedure: SAE J1113, SAE J1595.

. ±15 kV.

Page 9		J1938
5.6.2	Vehicle Level:	•
	Vehicle EMC test procedures.	
	 Internally generated EMI: check interactions various conditions. 	of subsystems under
	Radiated susceptibility: 10 kHz to 1 GHz or nearby lightning: SAE J1338, SAE J1507, SAE	
	. Radiated emissions: SAE J551, SAE J1816.	,0
	. ESD: SAE J1595.	0801
	. Charging system anomalies: disconnected batt load dump, malfunctioning regulator, reverse	
5.7 <u>C</u>	ircuit Design Guidelines: References: 12, 15, 22. General: Minimize number of parts.	
	References: 12, 15, 22.	
5.7.1	General:	
	Minimize number of parts.	
	Maximize use of proven circuits.	
	Maximize use of standard parts and widest tolera	nces.
	Use slowest speed technology consistent with fun	ction.
	Where possible include hysteresis on analog/dig	ital circuits.
	High gain circuits with differential inputs (for comparators) should use filter capacitor across capacitor from each input to ground.	
	Breadboards may aggravate problems: long leads,	poor ground(s).
	Discrete vs. custom circuits: cost, reliability For custom circuits, use pessimistic cost/timing	
	Redundancy: critical circuits.	
	Designed for manufacturability: see process gui	delines section 6.
	Repairability, remanufacturing (if applicable),	rework considerations.
	Diagnostics considered in design.	
	•	

J1938			S	L .	Page 10
5.7.1	(Continued):		•		
	Termina	te unused inputs to I.	C.'s.		
		recautions: for examp arcing, transients, c		s dropout 1	time,
5.7.2	Components -	Specific Devices:			
	Transis	tors/Diodes/MOSFET's:			
	. Cons	ider diode/zener respo	nse time to transi	ents.	
		sistor within safe ope erature, loading, sign		Consider	
	. Use	transistor base to emi	tter resistor. 🥳	36 /	
	. Coll may	ector to housing stray cause radiated emissio	capacitance for s	witching ci	ircuits:
	. Limi bala	t base/gate drive: fa nce Electromagnetic In	st drive into satu terference (EMI) v	iration creavith heat d	ates noise, issipation.
	. MOSF	ET's: ESD one of majo	Mailure modes.		
	Linear	(Op Amps, etc): 💢			
	. Cons incl rang	ider single supply lim ude power supply rails e.	itations: input r , output loading c	ange usuali Jetermines v	ly does not voltage
	. Over (tra	driven inputs: may dr nsmits power supply no	ive output to powe ise).	er supply ra	ail
	. High and	gain amplifiers: sta inductance varies with	oility, oscillatio temperature/sampl	ons, stray (le.	capacitance
	. Use	Bode gain/phase plot a	nalysis to determi	ine stabili	ty margin.
	Ç Diff DC a	erential amps: consid nd AC (for example, ca	er all sources of pacitors, source i	unbalance impedance).	to ground,
		erential amps limited er frequencies.	in rejection of co	mmon mode :	signals at
	. Use filt	op amp internal compen ering (acts as nonline	sation capacitor, ar filter).	if accessil	ole, for
	. Volt	age follower latch up:	input levels too	o high.	

Page 1	1 SAE ®	J1938
5.7.2	(Continued):	•
	. Avoid high impedances.	
	Digital (microprocessors, etc.):	
	 Fanout limitations: for example, loading affected delays especially for CMOS. 	ts propagation
	 Logic levels compatible over minimum and maximu temperature/specification limits. 	m
	. Maximize logic levels margins (for example, V l min).	ow max and V high
	. CMOS: latchup when input > power supply or g	round.
	 Microprocessor clock: operates, including star temperature and power supply transitions. 	t up, under all
5.7.3	Module Inputs:	
	Protection for shorts to ground/power.	
	Switch requirements: contact material/pressure, t minimum voltage/current for oxidation burn through	ype of connector, (dry circuits).
	Allow for contact resistance, shunt resistance.	
	Maximize input thresholds for noise immunity.	
	Maximize input filtering considering maximum signa delay, minimum signal pulse width to be recognized rate of change (dV/dT).	l information , fastest signal
	Shared sensors compatible: that is, one sensor to	multiple modules.
5.7.4	Module Outputs:	
	Protection for shorts to ground/power.	
	Inductive driver transient protection.	
	Output driver current source vs. current sink cons current source has same failure mode (wiring short	
	Limit high current actuator transition times (with generates noise, wiring harness ringing.	out overheating):
	H-Bridge driver: insure both drivers in each leg simultaneously during transitions.	not on

J1938				SAE _®	Page 12
5.7.5	Power Supply	/ Related:		•	
	Circui	ts compatible wit	:h run – start –	· run cycle (star	ting) et al.
	Power	up/down sequence			
	Overvo	Itage, undervolta	age, reverse vol	tage, load dump	
	Power	supply protection	n schemes.		
	Power sensit	supply regulator ive.	response time:	not too fast or	may be noise
	Power voltag	supply capacitor e/temperature, r	design: for exipple calculation	kample, aluminum ons.	electrolytic
	Avoid voltag		circuits. If us	sed, use worst ca	ase power supply
	Minimu	m current draw m	ay deregulate po	ower supply.	
	Тwо ро	wer supplies may	cause latch up	if not tracking	•
	For mi produc	xed technologies e errors due to	(for example, (different valid	CMOS, TTL), power /invalid levels.	r up/down may
5.7.6	<u>Electrical</u>	Overstress:	jien		
	Igniti	on arcover desig	onsideration:	s for under hood	applications.
	Transi zener,	ent protection: diode).	Resistor, Capa	citor, R/C, clam	ps (for example,
	All ci must w	rcuits connected ithstand electri	to main power, cal overstress.	or through load	s to main power,
	Shutdo	wn circuits must	have fast resp	onse.	
	ESD pr	otection:	-		
	. Oft	en misanalyzed a	s electrical ov	erstress.	
		t (for example, ns.).	IC) protection	limited: too sl	ow (ESD
	. Use	Resistor, Capac	itor, R/C, clam	ps: consider hi	gh peak voltage.

Page 13		J1938
5.7.7 <u>PCB</u> 1	ayout rules for EMC:	
	Ground plane interconnecting circuit grounds: idea 50% of PCB area.	ally greater than
	Common impedance: sensitive circuits not shared with current change (dI/dT) circuits. $E = L * dI/dT$ (ty 25 nh/in).	
	Decoupling capacitors very near IC's, especially minigh dI/dT circuits. Use ground plane between capaground.	
 .	Input/output filtering configurations: near entry grounded via ground plane.	of Input/Output,
5.7.8 <u>Circu</u>	uit Tolerance/Analysis:	
	Sneak circuit analysis.	
	Failure Modes and Effects, criticality severity/pranalysis.	obability)
	AQL for assembly (module) levels required, how dete	ermined.
	Reliability Prediction models used for assembly:	
	. MIL-STD-217: not directly applicable, assumes of distribution (no infant mortality). Need automore Consider dormancy	
	. Field experience: reliability growth model. S complexity function.	imilar equipment,
	Degree of circuit/tolerance analysis used:	
	. Worst case combinations of part tolerances/input	ts over temp. range.
(Design of Experiments, Taguchi methods.	
	. Monte Carlo method.	
	. Component aging considered: value change with	stress, time.
5.8 <u>Softwar</u>	<u>·e</u> :	
Us	se modularization.	
O _I	otimize decoupling with other software modules.	
De	esigned for testability.	

J1938					SAE _®	Page 14
5.8	(Con	tinued):	-	-	•	
		Documenta	tion.			
		Sufficien design an		for testing and d	lebug: can be a	s much as
		Software	module testing:	simulation on m	nainframe.	
		Static (c	hange inputs ma	nually) bench tes	sting of system	(total program).
		Dynamic (simulator	many combinatio	ns of inputs) des	ign verificatio	n on mainframe
		Fault tol	erance: for exdV/dT, dFreq./d	ample, inputs wit T, edges, change	thin realist(c) in A/D counts).	imits (for
		Watchdog	timer strategy	and implementatio	on. Noss	
		Low volta	ge reset.		K Of)	
		Fault tol	erance strategy	: revert to old	data, ignore, t	ry again.
		Software	noise immunity	strategies and li	mitations.	
		Switch co	ntact bounce st	rategy		
		Software consoles.	development too	ls: iportable eng	gineering and ca	libration
		Vehicle t	esting program.			
5.9	Diag	nostics:	ON.			
	<u></u>	What fund	tions to check:	assign probabil	ity/severity in	dex.
		Diagnosti	c troubleshooti	ng procedures: p	hilosophy, docu	mentation.
		Diagnosti	cs considered i	n warranty analys	sis.	
		Built in	monitor circuit	s.		
		Warning i	ndicators: for	example, instrum	nent panel light	
		Intermitt	ents: how to p	recipitate, store	e in nonvolatile	memory.
		Self Test	: Methodology:	factory and field	d service.	

Page 15	SAE _®	J1938
5.9 (Cont	tinued):	•
	Test equipment requirements.	•
	Software memory allocation.	
5.10 <u>Misc</u>	cellaneous Design Guidelines:	•
	Identify critical characteristics from customer Functional Deployment (QFD).	perspective: Quality
	Vehicle wiring guidelines:	3/0
	Critical modules that must operate during engexample, electronic engine controls) may required directly to battery (minimizes common identity).	lire power and ground
	. Low level signals: do not use sheet metal re	eturn.
	. Maintain low resistance between body panels/s	structures.
	. Avoid unterminated wires: acts as antenna.	
	. Sensitive wiring >5 cm from secondary ignition example, ignition wires, coll, plugs, distrib	
	. Test for wiring crosscoupling and correct (see etc).	eparation, twisting,
	. Twisted wires: effective low cost option for	r noise reduction.
	 Wire shielding: verify need (usually needed crosscoupling), insure coverage in area of no ground (drain wire short). 	
	. Maximize wire routing near sheet metal.	
	. Analyze multiple grounds: ground loops.	
	. Inductive loads: test for noise and if exces	ssive suppress.
	. Insure reliability of ground connections to s	sheet metal.
	. Ignition arcover: maintain separation, "non conductive (for example, carbon loaded hoses,	
***************************************	Allow for impedance buildup during system life.	
	Vehicle durability, field testing program.	
	Failure Modes and Effects analysis: module, sub	bsystem, system level.

J1938		SAE _®	Page 16
5.10 (Continued):		•	
	lity analysis (severity/probabi em, system level.	lity of occurence):	module,
Limited	operation strategy.		
Design i	reviews, audits at various stage	es.	
Design o	change procedures.		
descript	loop failure analysis and correction, define root cause, containation of containment/corrective	nment, corrective ac	ctions,
returns	warranty returns: "non defect , functional testing at tempera y problem. Use Environmental S	ture li mit s often wi	ill not
	accessibility: harder to repla warranty.	item within syste	em will have
Wiring I	harness reliability affects mod	ule warranty.	
6. PROCESS CHECKL	ISI:		
continually be module design of	e of electronic components/modu ing changed. These guidelines a engineer so that a greater appro d considered in the early design	are basically intend eciation of what is	ded for the
6.1 <u>Through Hole</u>	(TH) Technology:		
6.1.1 <u>General TH I</u>	Design Guidelines:		
For 51	ngle sided PCB, conductor width	= 0.020 in minimum	•
For dou	uble sided PCB, power/ground com m, signal conductor width = 0.0	nductor width = 0.01 12 in minimum.	l6 in
Plated	through hole (PTH) pad diamete	r = or >2 x hole dia	ameter.
PTH dia	ameter = or >40% of material th	ickness.	
PTH do	uble sided: hole diameter 0.010	0 to 0.028 in > lead	d diameter.
PTH si	ngle sided: hole diameter 0.00	5 to 0.020 in > lead	diameter.
Do not	use sharp corners for conducto	r traces.	
Web be hole d minimur	tween holes: for punched holes iameter whichever is greater. m.	= 0.060 in minimum For drilled holes =	or 1.5 times 0.035 in

Page 17		J1938
6.1.1 (Co	ntinued):	,
<u> </u>	Warpage: balance copper density within 30% both st copper areas (for example, ground plane), use voids intervals.	
	Use thermal relief around component holes in large	copper areas.
	Auto insertion: hole diameter >0.015 in over lead	diameter minimum.
	Lead formed double kink parts for PTH: euroform ty stress relief, trapped gas in PTH area.	/pe prefered,
	For clinched leads, use tear drop pads: more bond	ing area.
	Solder mask: types (screened, dry film).	
6.1.2 <u>Pro</u>	cess Steps:	
	Component packaging: for example, bulk and vibrati both), reel/tape.	ion feeders (avoid
	Parts insertion, clinching: automatic, hand.	
	Wave solder process: types, variables.	
	Solder/flux chemistry.	
<u></u>	Cleaning: for example, flux residues, solvents, mi	gration.
. —	Solder inspection Criteria.	
	Potting/conformal coating.	
	Testing/inspection: during assembly, final assemble density concerns.	ly, automatic, high
	Repair/rework philosophy for PTH technology.	
	SPC: where used, adherence, effect on AQL.	
	ESD practices unique to TH technology.	
6.2 <u>Thick</u>	Film Hybrid (TFH) Technology:	
6.2.1 <u>Gene</u>	eral TFH Design Guidelines:	
·	Resistors: 10 to 200 ppm/C, $\pm 15\%$ tolerance typical hat resistors more susceptible to high voltage arco	
	Conductor: paladium silver = 0.035 ohms/square, 0.coating, 250 - 800 ppm/C.	.08 with solder
· ———	Conductor signal width/spacing normally 0.5 mm.	

J1938					Sae.	Page 18	
6.2.1	(Continued):	ntinued):					
	Compone	Component attachment pad configuration.					
	Minimiz	Minimize crossovers and number of resistive paste values.					
	Conduct	Conductor concerns.					
	grow	lver migration: silver + electrolyte + moisture = dendrition by the court of silver (0.020 in gap in minutes with 0.5 V bias). Eventive measures = cleaning, potting.					
	pa1a	anic action: A dium or silver ning, potting.	Nlum + elec (2.5 to 2	ctrolyte + mc .8 V). Preve	oisture = bat entive measur	tery with es =	
	. Inte film	rmetallics: Pa s (conductor ad	lladium + i lhesion).	tin = poor ac Control sol	thesion of pa	l silver	
6.2.2	Process Step	<u>s</u> :		× o.			
	Screen/	print, fire con	ductors.				
	Double	Oouble screen/print, fire dielectric (crossovers).					
	Screen/	print, fire res	istors				
	Trim:	for example, la	ser, scrib	oe.			
	Solder	older screen.					
	Conduct	onductive epoxy vs. solder paste.					
	Solder/	flux chemistry.					
		nt packaging: reel/tape.	for exampl	e, bulk and	vibration fe	eders (avoid	
	Pick/p1	ace components.					
		solder: variab nt, belt speed.	les = comp	oonent mass,	specific hea	t, furnace	
	Cleanin	g: for example	, flux res	idues, solve	nts.		
	Solder	inspection crit	eria.				
	Break s	ubstrate apart.					
	Wire bo	nding (if appli	cable).				
	. Mate	rials: gold, a	luminum (m	nost common).			
	. Ther	mocompression.					

Page 19	SAE®	J1938
6.2.2 (Cor	ntinued):	· .
	. Ultrasonic: most common.	
	. Thermosonic: 0.001 to 0.005 gold wires.	
	Potting/coating.	
	Testing/inspection: during assembly, final assemble density concerns.	y, automatic, high
	Repair/rework philosophy for TFH technology.	2/0
	SPC: where used, adherence, effect on AQL.	1000 NOO
· .	ESD practices unique to TFH technology.	
6.3 <u>Surfac</u> techno	e Mount Device (SMD) Technology: There are three typlogy:	/pes of SMD
Type 2	- All SMD's 2 - SMD's and/or TH on top, SMD's and/or TH on bottom 3 - TH on top, SMD's on bottom of PCB	n of PCB
used a	is time, Type 3 is most common in the automotive world as an example. Seral SMD Design Guidelines	d so it will be
<u> </u>	See 6.1 for items similar to TH technology.	
	Vias, test pads not part of attachment pad.	
	Lead coplanarity (flatness): <0.004	
	Underside leaded component clearance: >0.010 for s	solvent action.
———	Component orientation relative to soldering direct	lon.
	Tombstoning prevention.	
6.3.2 <u>Pro</u> c	cess Steps:	
	Component packaging: for example, bulk and vibrat both), reel/tape.	ion feeders (avoid
	Parts insertion/clinch TH devices.	
	Flip PCB.	
	Apply adhesive: type, concerns.	•

J1938	}			SAE _®	Page 20		
6.3.2	(Continued)	Continued):					
		SMD component packaging: for example, bulk, and vibration feeders (avoid both) reel/tape.					
	Place	SMD's.					
	Cure a	dhesive.		•			
	Flip P	CB.					
	Wave s	older process.		2	0		
	Solder	/flux chemistry.		1000			
	Cleani	ng: for example,	flux residues,	solvents, migra	tion.		
	Solder	inspection criter	ia.	21/03			
	Pottin	g/conformal coatin	g.	₹ 0'			
		g/inspection: dur y concerns.	ing assembly,	final assembly, a	automatic, high		
	Repair	/rework philosophy	for SMD techn	ology.			
	SPC:	where used, adhere	nce, effect on	AQL.			
	ESD pr	actices unique to	SMD technology	,			
6.4	<u>Miscellaneous</u>	Process Guideline	<u>:s</u> :				
	Design e	ngineer interface	with manufactu	ring throughout	project.		
	Conduct	feasibility study.					
	Compatib	Mity of parts/too	oling: assesse	d early in design	ı phase.		
	Incoming	inspection: vend	or quality #1	reliability conce	ern.		
	In-proce	ss and end of line	test requirem	ents.			
	Repair/r	ework methods.					
	Layout f	or EMC: see 5.7.7					
	Electros	tatic discharge (E	SD) control pr	ogram, training.			
	Vision t	echnology: type,	where used.				
	Optimize	utilization of PC	CB, TFH area:	use standard size	∍s.		